# AB-A3DCXXX-X Series LVDS HF VCXO


Rev. K

## **Description**

The AB-A3DCXXX Series of voltage controlled crystal oscillators (VCXO) provides high frequency with LVDS complementary outputs. The outputs can be disabled for test automation or combining multiple clocks. The device does not use any frequency multiplication, providing exceptionally low Phase Noise and Jitter and wide pull. Ito packaged in a miniature, FR-4 based 9x14 mm SMD package

## **Applications and Features**

- Wide frequency range ó 12.0MHz to 280.000MHz
- Fiber Channel; 10 GbE; Infiniband; Network Processors; SONET/SDH
- High Reliability ó NEL HALT/HASS qualified for crystal oscillator start-up conditions
- Extremely Low Phase Noise and Jitter
- High Shock Resistance, to 1000g
- No Multiplication
- Absolute Pull Range (APR) to ±1000 ppm
- SONET  $\pm$  20 ppm overall free-run stability available
- COTS/Dual use






Email: nelsales@nelfc.com www.nelfc.com

## **AB-A3DCXXX-X Series**

# **Drawing Specification**


Rev. K



#### **Environmental and Mechanical Characteristics**

Operating temp.	see part # table		
range			
Mechanical Shock	Per MIL-STD-202, Method 213, Cond. A		
Thermal Shock	Per MIL-STD-883, Method 1011, Cond. A		
Vibration	Per MIL-STD-883, Method 2007, Cond. A		
Hermetic Seal	Leak rate less than 1x10 <sup>-8</sup> atm.cc/s of helium.		
Soldering conditions	<b>Idering conditions</b> See MAX reflow profile below; The device may be reflowed once. Reflowing upside down is not		
	allowed. NO CLEAN assembly is recommended		

#### **MAX Reflow Profile**



The device may be reflowed once. Reflowing upside down is not allowed. NO CLEAN assembly is recommended



Email: nelsales@nelfc.com www.nelfc.com

## AB-A3DCXXX-X Series

Rev. K

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Operating Temperature Range	To	-40 to +85	°C
Storage Temperature Range	Tst	-50 to +90	°C
Supply Voltage	Vcc	-0.5 to 5.5	V
Enable/Disable Voltage	Ven/dis	0 to Vcc	V

# **Electrical Parameters** (1)

D.		Cl-		N-4-	` ,	TVD	MAN	TT •4
	<u>rameter</u>	,		MIN	TYP	MAX	Unit	
	Frequency	Fo			12		280	MHz
Supply V		Vcc	Code A		3.135	3.3	3.465	V
Supply c		Icc				80	100	mA
Output I	ogic Type					LVDS		
Load			At receiving en	nd between	90	100	110	Ohm
			the outputs					
Output L	Output Levels		Differential amplitude		247	330	454	mV
			Amplitude error				50	mV
		Vof	Offset Voltage		1.125	1.25	1.375	V
			Offset voltage error				50	mV
Duty Cy	cle		At outputs crossing, room		45/55	50/50	55/45	%
(Symme			temperature					
Rise/Fall Time		Tr/Tf	20 to 80, 80 to 20 %			0.5	0.7	ns
Jitter	Integrated	J	Integrated from Phase Noise,			0.1	0.2	ps
	integrates		12 KHz to 20 MHz, RMS					1
			100Hz to 80K	Hz,RMS			1.0	ps
			50 KHz to 80 MHz			0.3		ps
	Wavecrest		Random			2.5		ps
	characterized		period,					
			Accumul.,			17		ps
			pk-to-pk					
			Deterministic			0		ps
Phase No	Phase Noise		155.52MHz,	@ 10 Hz		-75	-70	dBc/Hz
			APR 50 ppm	@100 Hz		-105	-100	
			or less	@1 KHz		-128	-125	
				@10KHz		-142	-140	
				@100KHz		-147	-145	
Cook hammania				@>1MHz		-147 None	-145	dBc
Sub-harmonics		F/F	Overall, including temperature, aging 10 years,		.20			
Frequenc	Frequency Stability				±20	±30	U	ppm
			shock and vibrat					
			Vc=Vcc/2; APR 50ppm, or					
			less	rr ,				
Control Voltage Range		Vc			0V		Vcc	V
Setability		Vcs	Vc to set F at Fo; T, Vcc, load ó nominal as shipped		0.4 Vcc	0.5 Vcc	0.6 Vcc	V
	·- · · · · · · · · · · · · · · · · · ·							
Absolute Pull Range		APR	Overall conditions, see part # creation		20,32,			ppm
					50,100			
Input Impedance		Zin	@ Fmod < 100kHz		50			KOhm
Modulation Bandwidth			At $Vc = Vcc/2$		20			KHz
Enable/Disable Option								
Pin 2 Enabled			CMOS logic 1	or N/C	0.7 Vcc		Vcc	V
Pin 2 Disabled			CMOS logic 0		0		0.3 Vcc	

Note 1. All parameters, unless otherwise specified, are at nominal conditions, ie: T=25°C, Nominal Vcc & Nominal Load.



357 Beloit Street, Burlington, WI 53105 U.S.A. Phone 262/763-3591 FAX 262/763-2881

Email: nelsales@nelfc.com www.nelfc.com